View M377S3320DT3_2172909.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 pin names * these pins are not used in this module. ** these pins should be nc in the system which does not support spd. pin name function a0 ~ a11 address input (multiplexed) ba0 ~ ba1 select bank dq0 ~ dq63 data input/output cb0 ~ cb7 check bit (data-in/data-out) clk0 clock input cke0 clock enable input cs0 , cs2 chip select input ras row address strobe cas colume address strobe we write enable dqm0 ~ 7 dqm v dd power supply (3.3v) v ss ground *v ref power supply for reference rege register enable sda serial data i/o scl serial clock sa0 ~ 2 address in eeprom du don t use nc no connection pin configurations (front side/back side) pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 front v ss dq0 dq1 dq2 dq3 v dd dq4 dq5 dq6 dq7 dq8 v ss dq9 dq10 dq11 dq12 dq13 v dd dq14 dq15 cb0 cb1 v ss nc nc v dd we dqm0 pin 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 front dqm1 cs0 du v ss a0 a2 a4 a6 a8 a10/ap ba1 v dd v dd clk0 v ss du cs2 dqm2 dqm3 du v dd nc nc cb2 cb3 v ss dq16 dq17 pin 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 front dq18 dq19 v dd dq20 nc *v ref *cke1 v ss dq21 dq22 dq23 v ss dq24 dq25 dq26 dq27 v dd dq28 dq29 dq30 dq31 v ss *clk2 nc nc **sda **scl v dd pin 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 back v ss dq32 dq33 dq34 dq35 v dd dq36 dq37 dq38 dq39 dq40 v ss dq41 dq42 dq43 dq44 dq45 v dd dq46 dq47 cb4 cb5 v ss nc nc v dd cas dqm4 pin 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 back dqm5 * cs1 ras v ss a1 a3 a5 a7 a9 ba0 a11 v dd *clk1 *a12 v ss cke0 * cs3 dqm6 dqm7 *a13 v dd nc nc cb6 cb7 v ss dq48 dq49 pin 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 back dq50 dq51 v dd dq52 nc *v ref rege v ss dq53 dq54 dq55 v ss dq56 dq57 dq58 dq59 v dd dq60 dq61 dq62 dq63 v ss *clk3 nc **sa0 **sa1 **sa2 v dd the samsung M377S3320DT3 is a 32m bit x 72 synchronous dynamic ram high density memory module. the samsung M377S3320DT3 consists of eighteen cmos 32mx4 bit syn- chronous drams in tsop-ii 400mil packages, three 18-bits drive ics for input control signal, one pll in 24-pin tssop package for clock and one 2k eeprom in 8-pin tssop pack- age for serial presence detect on a 168-pin glass-epoxy sub- strate. two 0.22uf and one 0.0022uf decoupling capacitors are mounted on the printed circuit board in parallel for each sdram. the M377S3320DT3 is a dual in-line memory mod- ule and is intented for mounting into 168-pin edge connector sockets. synchronous design allows precise cycle control with the use of system clock. i/o transactions are possible on every clock cycle. range of operating frequencies, programmable laten- cies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications. general description M377S3320DT3 sdram dimm (intel 1.2 ver base) 32mx72 sdram dimm with pll & register based on 32mx4, 4banks, 4k ref., 3.3v synchronous drams with spd feature samsung electronics co., ltd. reserves the right to change products and specifications without notice. ? performance range ? burst mode operation ? auto & self refresh capability (4096 cycles/64ms) ? lvttl compatible inputs and outputs ? single 3.3v 0.3v power supply ? mrs cycle with address key programs latency (access from column address) burst length (1, 2, 4 & 8 ) data scramble (sequential & interleave) ? all inputs are sampled at the positive going edge of the system clock ? serial presence detect with eeprom ? pcb : height (1,700mil) , double sided component part no. max freq. (speed) M377S3320DT3 - c1 h 100mhz (10ns @ cl=2) M377S3320DT3 - c1 l 100mhz (10ns @ cl=3)
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 pin configuration description pin name input function clk system clock active on the positive going edge to sample all inputs. cs chip select disables or enables device operation by masking or enabling all inputs except clk, cke and dqm cke clock enable masks system clock to freeze operation from the next clock cycle. cke should be enabled at least one cycle prior to new command. disable input buffers for power down in standby. cke should be enabled 1clk+tss prior to valid command. a0 ~ a11 address row/column addresses are multiplexed on the same pins. row address : ra0 ~ ra11, column address : ca0 ~ ca9, ca11 ba0 ~ ba1 bank select address selects bank to be activated during row address latch time. selects bank for read/write during column address latch time. ras row address strobe latches row addresses on the positive going edge of the clk with ras low. enables row access & precharge. cas column address strobe latches column addresses on the positive going edge of the clk with cas low. enables column access. we write enable enables write operation and row precharge. latches data in starting from cas , we active. dqm0 ~ 7 data input/output mask makes data output hi-z, t shz after the clock and masks the output. blocks data input when dqm active. (byte masking) rege register enable the device operates in the transparent mode when rege is low. when rege is high, the device operates in the registered mode. in registered mode, the address and con- trol inputs are latched if clk is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of clk. rege is tied to v dd through 10k ohm resistor on pcb. so if rege of module is floating, this module will be operated as reg- istered mode. dq0 ~ 63 data input/output data inputs/outputs are multiplexed on the same pins. cb0 ~ 7 check bit check bits for ecc. v dd /v ss power supply/ground power and ground for the input buffers and the core logic.
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 cb4~7 dq44~47 dq36~39 functional block diagram 10 w 10 w clk cs cke add,ctl dqm dq0~3 d0 pclk0 bcs0 b 0 cke0 b 0 a0~b 0 a11,b 0 ba0,b 0 ba1,b 0 ras ,b 0 cas ,b 0 we bdqm0 dq0~3 clk cs cke add,ctl dqm dq0~3 d1 dq4~7 clk cs cke add,ctl dqm dq0~3 d2 pclk1 bdqm1 dq8~11 clk cs cke add,ctl dqm dq0~3 d3 dq12~15 clk cs cke add,ctl dqm dq0~3 d5 clk cs cke add,ctl dqm dq0~3 d4 cb0~3 clk cs cke add,ctl dqm dq0~3 d6 pclk4 bdqm2 dq20~23 clk cs cke add,ctl dqm dq0~3 d8 clk cs cke add,ctl dqm dq0~3 d7 dq24~27 clk cs cke add,ctl dqm dq0~3 d9 clk cs cke add,ctl dqm dq0~3 d10 clk cs cke add,ctl dqm dq0~3 d11 bdqm5 dq40~43 clk cs cke add,ctl dqm dq0~3 d12 clk cs cke add,ctl dqm dq0~3 d14 dq48~51 clk cs cke add,ctl dqm dq0~3 d13 clk cs cke add,ctl dqm dq0~3 d15 bdqm6 dq52~55 clk cs cke add,ctl dqm dq0~3 d17 bdqm7 dq60~63 clk cs cke add,ctl dqm dq0~3 d16 dq56~59 cdc f 2509 2 g a g n d 1 g a v c l iy0 iy1 iy2 iy3 iy4 2y0 2y1 clk fibin v ss 10 w v dd clk0 10 w 10 w b 1 cke0 bdqm4 dq32~35 10 w 10 w 10 w 10 w 10 w 10 w 10 w 10 w 10 w 10 w 10 w pclk3 bcs2 dq16~19 fbout pclk0 pclk1 pclk2 pclk3 pclk4 pclk5 pclk6 pclk2 10 w a 3 ~a 10 ,ba0 sn74alvcf162835 a 11 ,ba1 cs2 cke0 dqm2,3,6,7 b 0 a 0 ,b 0 a 1 ,b 0 a 2 b 1 a 0 ,b 1 a 1 ,b 1 a 2 b 0 ras , b 0 cas , b 0 we b 1 ras , b 1 cas , b 1 we bcs0 bdqm0,1,4,5 v dd 10k w oe le sn74alvcf162835 oe le pclk6 rege b 0 a 11. b 0 ba1 b 1 a 11. b 1 ba1 bcs2 b 0 cke0 b 1 cke0 bdqm2,3,6,7 sn74alvcf162835 oe le a 0 ,a 1 ,a 2 ras , cas , we 12 pf 10 w b 0 a 11. b 0 ba1 b 1 a 11. b 1 ba1 bcs2 b 0 cke0 b 1 cke0 bdqm2,3,6,7 b 0 a 3 ~b 0 a 10 ,b 0 ba0 b 1 a 3 ~b 1 a 10 ,b 1 ba0 cs0 dqm0,1,4,5 pclk5 b 1 a0~b 1 a11,b 1 ba0,b 1 ba1,b 1 ras ,b 1 cas ,b 1 we bdqm3 dq28~31 10 w cb *2 * note 1. unused clock termination : 10 w and 12pf 2. the actual values of cb will depend upon the pll chosen. serial pd sda scl a1 a2 a0 sa1 sa2 sa0 wp 47k w
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 td, tr = delay of register (74alvc162835) notes : 1. in case of module timing, command cycles delayed 1clk with respect to external input timing at the address and input signal because of the buffering in register (74alvc162835). therefore, input/output signals of read/write function sho uld be issued 1clk earlier as compared to unbuffered dimms. 2. d in is to be issued 1clock after write command in external timing because d in is issued directly to module. : don t care standard timing diagram with pll & register (cl=2, bl=4) reg control signal( ras , cas , we ) *1 *2 *3 d out *1. register input 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 clk ras cas we ras cas we tsac trdl read row active command row active write command precharge command 1clk td tr td tr *2. register output *3. sdram trac(refer to *1) cas latency(refer to *1) =2clk+1clk dq qa0 qa1 qa2 qa3 db0 db1 db2 db3 precharge command cas latency(refer to *2) =2clk trac(refer to *2)
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 absolute maximum ratings parameter symbol value unit voltage on any pin relative to vss v in , v out -1.0 ~ 4.6 v voltage on v dd supply relative to vss v dd , v ddq -1.0 ~ 4.6 v storage temperature t stg -55 ~ +150 c power dissipation p d 18 w short circuit current i os 50 ma permanent device damage may occur if "absolute maximum ratings" are exceeded. functional operation should be restricted to recommended operating condition. exposure to higher than recommended voltage for extended periods of time could affect device reliability. note : dc operating conditions and characteristics recommended operating conditions (voltage referenced to v ss = 0v, t a = 0 to 70 c) parameter symbol min typ max unit note supply voltage v dd 3.0 3.3 3.6 v input high voltage v ih 2.0 3.0 v ddq +0.3 v 1 input low voltage v il -0.3 0 0.8 v 2 output high voltage v oh 2.4 - - v i oh = -2ma output low voltage v ol - - 0.4 v i ol = 2ma input leakage current i li - 10 - 10 ua 3 1. v ih (max) = 5.6v ac. the overshoot voltage duration is 3ns. 2. v il (min) = -2.0v ac. the undershoot voltage duration is 3ns. 3. any input 0v v in v ddq. input leakage currents include hi-z output leakage for all bi-directional buffers with tri-state outputs. notes : capacitance (v dd = 3.3v, t a = 23 c, f = 1mhz, v ref =1.4v 200 mv) parameter symbol min max unit input capacitance (a 0 ~ a 11 ) input capacitance ( ras , cas , we ) input capacitance (cke0) input capacitance (clk0) input capacitance ( cs0 , cs2 ) input capacitance (dqm0 ~ dqm7) input capacitance (ba0 ~ ba1) data input/output capacitance (dq0 ~ dq63) data input/output capacitance (cb0 ~ cb7) c in1 c in2 c in3 c in4 c in5 c in6 c in7 c out c out 1 - - - - - - - - - 19 19 19 12 12 12 19 12 12 pf pf pf pf pf pf pf pf pf
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 dc characteristics (recommended operating condition unless otherwise noted, t a = 0 to 70 c) parameter symbol test condition version unit note - 1 h - 1 l operating current (one bank active) i cc1 burst length = 1 t rc 3 t rc (min) i o = 0 ma 2120 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = 1 0 ns 386 ma 3 i cc2 ps cke & clk v il (max), t cc = 38 precharge standby current in non power-down mode i cc2 n cke 3 v ih (min), cs 3 v ih (min), t cc = 1 0 ns input signals are changed one time during 2 0ns 710 ma 3 i cc2 ns cke 3 v ih (min), clk v il (max), t cc = input signals are stable 182 active standby current in power-down mode i cc3 p cke v il (max), t cc = 1 0 ns 440 ma 3 i cc3 ps cke & clk v il (max), t cc = 92 active standby current in non power-down mode i cc3 n cke 3 v ih (min), cs 3 v ih (min), t cc = 1 0 ns input signals are changed one time during 2 0ns 890 ma 3 i cc3 ns cke 3 v ih (min), clk v il (max), t cc = input signals are stable 452 ma 3 operating current (burst mode) i cc4 i o = 0ma page burst 4 banks activated t ccd =2clk 2300 ma 1 refresh current i cc5 t rc 3 t rc (min) 3920 ma 2 self refresh current i cc6 cke 0.2v 386 ma 3 1. measured with outputs open. 2. refresh period is 64ms. 3. measured with 1 pll & 3 drive ics. 4. unless otherwise noted, input swing level is cmos(v ih /v il =v ddq /v ssq ) notes :
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 3.3v 1200 w 870 w output 50pf v oh (dc) = 2.4v, i oh = -2ma v ol (dc) = 0.4v, i ol = 2ma vtt = 1.4v 50 w output 50pf z0 = 50 w (fig. 2) ac output load circuit (fig. 1) dc output load circuit ac operating test conditions (v dd = 3.3v 0.3v , t a = 0 to 70 c) parameter value unit ac input levels (vih/vil) 2.4/0.4 v input timing measurement reference level 1.4 v input rise and fall time tr/tf = 1/1 ns output timing measurement reference level 1.4 v output load condition see fig. 2 operating ac parameter (ac operating conditions unless otherwise noted) parameter symbol version unit note -1h -1l row active to row active delay t rrd (min) 20 20 ns 1 ras to cas delay t rcd (min) 20 20 ns 1 row precharge time t rp (min) 20 20 ns 1 row active time t ras (min) 50 50 ns 1 t ras (max) 100 us row cycle time t rc (min) 70 70 ns 1 last data in to row precharge t rdl (min) 2 clk 2,5 last data in to active delay t dal (min) 2 clk + 20 ns - 5 last data in to new col. address delay t cdl (min) 1 clk 2 last data in to burst stop t bdl (min) 1 clk 2 col. address to col. address delay t ccd (min) 1 clk 3 number of valid output data cas latency=3 2 ea 4 cas latency=2 1 notes : 1. the minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. minimum delay is required to complete write. 3. all parts allow every cycle column address change. 4. in case of row precharge interrupt, auto precharge and read burst stop. 5. in 100mhz and below 100mhz operating conditions, trdl=1clk and tdal=1clk + 20ns is also supported. samsung recommends trdl=2clk and tdal=2clk + trp.
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 1. parameters depend on programmed cas latency. 2. if clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter. 3. assumed input rise and fall time (tr & tf) = 1ns. if tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr + tf)/2-1]ns should be added to the parameter. notes : refer to the individual componenet, not the whole module. parameter symbol - 1 h - 1 l unit note min max min max clk cycle time cas latency=3 t cc 10 1000 10 1000 ns 1 cas latency=2 10 12 clk to valid output delay cas latency=3 t sac 6 6 ns 1,2 cas latency=2 6 7 output data hold time cas latency=3 t oh 3 3 ns 1,2 cas latency=2 3 3 clk high pulse width t ch 3 3 ns 3 clk low pulse width t cl 3 3 ns 3 input setup time t ss 2 2 ns 3 input hold time t sh 1 1 ns 3 clk to output in low-z t slz 1 1 ns 2 clk to output in hi-z cas latency=3 t shz 6 6 ns 1 cas latency=2 6 7 ac characteristics (ac operating conditions unless otherwise noted)
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 notes : 1. op code : operand code a 0 ~ a 11 & ba 0 ~ ba 1 : program keys. (@ mrs) 2. mrs can be issued only at all banks precharge state. a new command can be issued after 2 clock cycles of mrs. 3. auto refresh functions are as same as cbr refresh of dram. the automatical precharge without row precharge command is meant by "auto". auto/self refresh can be issued only at all banks precharge state. 4. ba 0 ~ ba 1 : bank select addresses. if both ba 0 and ba 1 are "low" at read, write, row active and precharge, bank a is selected. if both ba 0 is "low" and ba 1 is "high" at read, write, row active and precharge, bank b is selected. if both ba 0 is "high" and ba 1 is "low" at read, write, row active and precharge, bank c is selected. if both ba 0 and ba 1 are "high" at read, write, row active and precharge, bank d is selected. if a 10 /ap is "high" at row precharge, ba 0 and ba 1 is ignored and all banks are selected. 5. during burst read or write with auto precharge, new read/write command can not be issued. another bank read/write command can be issued after the end of burst. new row active of the associated bank can be issued at t rp after the end of burst. 6. burst stop command is valid at every burst length. 7. dqm sampled at positive going edge of a clk and masks the data-in at the very clk (write dqm latency is 0), but makes hi-z state the data-out of 2 clk cycles after. (read dqm latency is 2) simplified truth table (v=valid, x=don t care, h=logic high, l=logic low) command cken-1 cken cs ras cas we dqm ba 0,1 a 10 /ap a 11, a 9 ~ a 0 note register mode register set h x l l l l x op code 1,2 refresh auto refresh h h l l l h x x 3 self refresh entry l 3 exit l h l h h h x x 3 h x x x 3 bank active & row addr. h x l l h h x v row address read & column address auto precharge disable h x l h l h x v l column address (a 0 ~ a 9, a 11 ) 4 auto precharge enable h 4,5 write & column address auto precharge disable h x l h l l x v l column address (a 0 ~ a 9, a 11 ) 4 auto precharge enable h 4,5 burst stop h x l h h l x x 6 precharge bank selection h x l l h l x v l x all banks x h clock suspend or active power down entry h l h x x x x x l v v v exit l h x x x x x precharge power down mode entry h l h x x x x x l h h h exit l h h x x x x l v v v dqm h x v x 7 no operation command h x h x x x x x l h h h
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 package dimensions 0.250 (6.350 ) detail a 0.123 0.005 (3.125 0.125) 0.250 (6.350 ) detail b 0.123 0.005 (3.125 0.125) 0.079 0.004 (2.000 0.100) 0.079 0.004 (2.000 0.100) tolerances : 0 .005(.13) unless otherwise specified the used device is 32mx4 sdram, tsop sdram part no. : k 4s280432d 5.250 5.014 units : inches (millimeters) 0.150 max 0.050 0.0039 (1.270 0.10) r 0.079 (r 2.000) 0.250 (6.350) 1.450 (36.830) 2.150 (54.61) 0 . 1 1 8 ( 3 . 0 0 0 ) 0.350 0 . 1 0 0 m i n ( 2 . 5 4 0 m i n ) 0 . 7 0 0 ( 1 7 . 7 8 0 ) .118dia 0.004 (3.000dia 0.100) (8.890) a c 0.250 (6.350) .450 (11.430) 4.550 (115.57) 0.157 0.004 (4.000 0.100 ) 0.054 (1.372) (127.350) (133.350) 1 . 7 0 0 ( 4 3 . 1 8 ) 0.118 (3.000) 0 . 1 5 7 m i n ( 3 . 9 9 m i n ) (3.81 max) reg b pll reg reg 1 84 168 85 0.050 0.039 0.002 0.008 0.006 (0.200 0.150) (1.000 0. 050) (1.270 ) 0 . 1 0 0 m i n ( 2 . 5 4 0 m i n ) detail c
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 M377S3320DT3-c1h/c1l ? organization : 32mx72 ? composition : 32mx4 *18 ? used component part # : k4s280432d-tc1h/c1l ? # of rows in module : 1 row ? # of banks in component : 4 banks ? feature : 1,700 mil height & double sided component ? refresh : 4k/64ms ? contents : byte # function described function supported hex value note -1h -1l -1h -1l 0 # of bytes written into serial memory at module manufacturer 128bytes 80h 1 total # of bytes of spd memory device 256bytes (2k-bit) 08h 2 fundamental memory type sdram 04h 3 # of row address on this assembly 12 0ch 1 4 # of column address on this assembly 11 0bh 1 5 # of module rows on this assembly 1 row 01h 6 data width of this assembly 72 bits 48h 7 ...... data width of this assembly - 00h 8 voltage interface standard of this assembly lvttl 01h 9 sdram cycle time from clock @cas latency of 3 10ns 10ns a0h a0h 2 10 sdram access time from clock @cas latency of 3 6ns 6ns 60h 60h 2 11 dimm configuration type ecc 02h 12 refresh rate & type 15.625us, support self refresh 80h 13 primary sdram width x4 04h 14 error checking sdram width x4 04h 15 minimum clock delay for back-to-back random column address t ccd = 1clk 01h 16 sdram device attributes : burst lengths supported 1, 2, 4, 8 & 8 full page 8fh 17 sdram device attributes : # of banks on sdram device 4 banks 04h 18 sdram device attributes : cas latency 2 & 3 06h 19 sdram device attributes : cs latency 0 clk 01h 20 sdram device attributes : write latency 0 clk 01h 21 sdram module attributes registered/buffered dqm, address & control inputs and on-card pll 1fh 22 sdram device attributes : general +/- 10% voltage tolerance, burst read single bit write precharge all, auto precharge 0eh 23 sdram cycle time @cas latency of 2 10ns 12ns a0h c0h 2 24 sdram access time @cas latency of 2 6ns 7ns 60h 70h 2 25 sdram cycle time @cas latency of 1 - - 00h 00h 2 26 sdram access time @cas latency of 1 - - 00h 00h 2 27 minimum row precharge time (=t rp ) 20ns 20ns 14h 14h 28 minimum row active to row active delay (t rrd ) 20ns 20ns 14h 14h 29 minimum ras to cas delay (=t rcd ) 20ns 20ns 14h 14h 30 minimum activate precharge time (=t ras ) 50ns 50ns 32h 32h 31 module row density 1 row of 256mb 40h 32 command and address signal input setup time 2ns 20h 33 command and address signal input hold time 1ns 10h 34 data signal input setup time 2ns 20h
M377S3320DT3 pc100 registered dimm rev. 0.1 sept. 2001 serial presence detect information byte # function described function supported hex value note -1h -1l -1h -1l 35 data signal input hold time 1ns 10h 36~61 superset information (maybe used in future) - 00h 62 spd data revision code current release intel spd 1.2a 12h 63 checksum for bytes 0 ~ 62 - 60h 90h 64 manufacturer jedec id code samsung ceh 65~71 ...... manufacturer jedec id code samsung 00h 72 manufacturing location onyang korea 01h 73 manufacturer part # (memory module) m 4dh 74 manufacturer part # (dimm configuration) 3 33h 75 manufacturer part # (data bits) blank 20h 76 ...... manufacturer part # (data bits) 7 37h 77 ...... manufacturer part # (data bits) 7 37h 78 manufacturer part # (mode & operating voltage) s 53h 79 manufacturer part # (module depth) 3 33h 80 ...... manufacturer part # (module depth) 3 33h 81 manufacturer part # (refresh, # of banks in comp. & inter- 2 32h 82 manufacturer part # (composition component) 0 30h 83 manufacturer part # (component revision) d 44h 84 manufacturer part # (package type) t 54h 85 manufacturer part # (pcb revision & type) 3 33h 86 manufacturer part # (hyphen) " - " 2dh 87 manufacturer part # (power) c 43h 88 manufacturer part # (minimum cycle time) 1 1 31h 31h 89 manufacturer part # (minimum cycle time) h l 48h 4ch 90 manufacturer part # (tbd) blank 20h 91 manufacturer revision code (for pcb) 3 33h 92 ...... manufacturer revision code (for component) d-die (5th gen.) 44h 93 manufacturing date (year) - - 3 94 manufacturing date (week) - - 3 95~98 assembly serial # - - 4 99~125 manufacturer specific data (may be used in future) undefined - 5 126 system frequency for 100mhz 100mhz 64h 127 intel specification details detailed 100mhz information 8fh 8dh 128+ unused storage locations undefined - 5 1. the bank select address is excluded in counting the total # of addresses. 2. this value is based on the component specification. 3. these bytes are programmed by code of date week & date year with bcd format. 4. these bytes are programmed by samsung s own assembly serial # system. all modules may have different unique serial #. 5. these bytes are undefined and can be used for samsung s own purpose. note :

▲Up To Search▲

Price & Availability of M377S3320DT3

	To Download M377S3320DT3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .